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Christopher D. Townsend, Member, IEEE, Ricardo P. Aguilera, Member, IEEE,
and Vassilios G. Agelidis, Fellow Member, IEEE
Abstract—The cascaded H-bridge (CHB) converter is
becoming a promising candidate for use in next gen-
eration large-scale photovoltaic (PV) power plants. How-
ever, solar power generation in the three converter phase-
legs can be significantly unbalanced, especially in a large
geographically-dispersed plant. The power imbalance be-
tween the three phases defines a limit for the injection
of balanced three-phase currents to the grid. This paper
quantifies the performance of, and experimentally confirms,
the recently proposed delta-connected CHB converter for
PV applications as an alternative configuration for large-
scale PV power plants. The required voltage and current
overrating for the converter is analytically developed and
compared against the star-connected counterpart. It is
shown that the delta-connected CHB converter extends
the balancing capabilities of the star-connected CHB and
can accommodate most imbalance cases with relatively
small overrating. Experimental results from a laboratory
prototype are provided to validate the operation of the delta-
connected CHB converter under various power imbalance
cases.
Index Terms—ac-dc power converters, cascaded H-
bridge converter, multilevel converter, photovoltaics.
NOMENCLATURE
fs Carrier frequency of phase shift pulse
width modulation.
Iga, Igb, Igc Line current vectors.
iga, igb, igc Line currents (instantaneous values).
Iba, Icb, Iac Phase-leg current vectors (∆).
iba, icb, iac Phase-leg currents (instantaneous val-
ues) (∆).
Ig Line current (rms).
I0, i0, I0 Zero-sequence current (current vector,
instantaneous value, rms in the ∆).
Lf , Lf(p.u.) Inductance and per-unit value of
three-phase filtering inductors.
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Pnom Three-phase nominal power.
pab,bc,ca Instantaneous power generated in
phases ab, bc, ca (∆).
Vga,Vgb,Vgc Grid voltage vectors (line-to-neutral).
vga, vgb, vgc Grid voltages (line-to-neutral) (in-
stantaneous value).
Vgab,Vgbc,Vgca Grid voltage vectors (line-to-line).
vgab, vgbc, vgca Grid voltages (line-to-line) (instanta-
neous value).
Vg Grid voltage (line-to-line) (rms).
Vab,Vbc,Vca Converter output voltage vectors (∆).
VLab,VLbc,VLca Voltages across the filtering inductors
Lf (∆).
vab, vbc, vca Converter output voltages (instanta-
neous values) (∆).
VLab,VLbc,VLca Inductor voltage vectors (∆).
V0, v0, V 0 Zero-sequence voltage (voltage vector
- instantaneous value - rms).
vdc dc-side voltage of H-bridges.
θY , θ∆ Phase angle of the zero-sequence
voltage vector (Y and ∆).
λa, λb, λc Power generation ratios (Y).
λab, λbc, λca Power generation ratios (∆).
I. INTRODUCTION
THE cascaded H-Bridge (CHB) converter is consideredone of the most suitable configurations to be used in
next-generation large-scale photovoltaic (PV) power plants,
attracting significant research interest both from the technical
and financial perspective [1]–[22]. With multilevel waveform
synthesis, the switching frequency at the device level can be
greatly reduced while the converter still achieves excellent
harmonic performance [23]. Multiple H-bridges cascaded in
series also enable the converter to be directly connected to
medium-voltage (MV) grids without the presence of a bulky
and lossy line-frequency transformer. In addition, each H-
bridge also operates at low voltage, which effectively reduces
PV module mismatch loss [14], [15].
In applications where the CHB converter has achieved
commercial success, such as Variable Speed Drives (VSDs)
and Static Synchronous Compensators (STATCOMs) [24]–
[28], the active or reactive power processed by all of the
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Fig. 1. Three-phase, (2N + 1)-level, delta-connected cascaded H-
bridge converter.
H-bridges is more or less equal. The situation is different
for PV applications, as PV power generation levels in each
bridge are unlikely to be equal, due to non-uniform solar
irradiance, partial shading, unequal ambient temperatures, and
inconsistent module degradation. The issue is referred to as
power imbalance and can further divided into inter-phase and
inter-bridge power imbalance [14], [15].
The current work on inter-phase power imbalance [14]–[18]
focuses predominantly on the star-connected topology, where
the issue is addressed by injection of a zero-sequence voltage
into the converter output voltages. Fundamental Frequency
Zero-Sequence Injection (FFZSI) method, presented in [14],
is able to generate three-phase balanced grid currents in the
case of inter-phase power imbalance. However, zero-sequence
voltage injection requires higher converter output voltages,
which are constrained by the available dc-side capacitor volt-
ages. As a result, the converter reference will saturate with
only mild inter-phase power imbalance [14]. Advanced zero-
sequence voltage injection methods were derived in [14]–[16]
to minimize the required converter output voltages extending
the range where balance can be achieved. However, even more
advanced zero-sequence injection methods cannot cope with
severe power imbalance scenarios [15].
Simulations studies for the delta-connected CHB converter
have demonstrated its potential to deal with severe inter-phase
power imbalance in PV applications [20]–[22]. he contribu-
tions of this paper include the comprehensive description of the
recently proposed delta-connected CHB converter for large-
scale PV applications (Section II), its control implementation
(Section III) and the analytical derivation of its power bal-
ancing capabilities also in comparison with the star-connected
topology (Section IV). Detailed experimental results under
various power imbalance cases are presented in Section V to
demonstrate and verify the delta-CHB converter and its power
balancing capabilities.
II. DELTA-CONNECTED CHB CONVERTER FOR PV
APPLICATIONS
Fig. 1 illustrates the layout of a three-phase, (2N + 1)-level,
delta-connected CHB converter for large-scale PV plants. As
with a star-connected converter [14]–[18], each phase consists
of N bridges, each of which is fed by multiple PV strings
via independent dc-dc converters. Galvanic isolation can be
provided in the dc-dc conversion stage (high-frequency trans-
formers are typically preferred) to isolate PV modules from
the grid, because most commercial PV modules are designed
to bear less than 1000 V between the active part of the module
and the grounded frame [29], although general consensus
on the optimal topology does not exist. Under balanced PV
generation, the delta connection requires a greater number of
bridges cascaded in series than the star connection, to reach
the line-to-line grid voltage, thus inevitably increasing the size
of the converter.
During balanced operation, the power generation level of
each of the three phases is equal to the other two. The three-
phase line currents delivered to the grid (Iga, Igb, Igc in
Fig. 2) are balanced with a unity power factor; so are the
three-phase phase-leg currents (Iba, Icb, Iac). The converter is
modulated to generate voltage vectors Vab, Vbc, Vca, which
are also symmetrical.
However, when power generation levels of the three phases
become unequal, the three-phase line currents are no longer
balanced. To overcome this issue, a zero-sequence current
can be used to re-balance the line currents. Fig. 2b shows
the phasor diagram for unbalanced power generation. The
injected zero-sequence current vector I0 contributes to the
power transfer among the three phases. For the case illustrated
in Fig. 2b, I0 helps transfer the excessive power in phase ab to
phases bc and ca. Since the zero-sequence current only flows
within the delta, the three-phase line currents are still balanced.
Therefore, viewed from the grid side, the converter produces
three-phase balanced line currents, just like the case of equal
power generation.
The power generation ratios (λab, λbc, λca) are defined
to reflect the actual power generation levels in the three
phases [16]:
λi =
pi
Pnom/3
, i ∈ {ab, bc, ca}, (1)
where Pnom denotes the three-phase nominal power.
Assuming a delta connections, the three-phase grid voltages
(line-to-line) can be defined as:
vgab =
√
2Vg cos (ωt+ pi/6), (2a)
vgbc =
√
2Vg cos (ωt− pi/2), (2b)
vgca =
√
2Vg cos (ωt+ 5pi/6), (2c)
0278-0046 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2016.2645885, IEEE
Transactions on Industrial Electronics
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
(a)
V
gab
V
gca
V
gbc
I
ba
I
cb
I
ac
III
III
IV
V
VI
θΔ 
I
0
V
Lab
V
Lca
V
Lbc
λbc<λca<λabλbc<λab<λca
λab<λbc<λca
λab<λca<λbc
λca<λab<λbc
λca<λbc<λab
(b)
Fig. 2. Phasor diagrams, (a) balanced operation, and (b) unbalanced
operation demonstrating the zero-sequence current injection.
the three-phase line currents as:
iga =
√
2Ig cosωt, (3a)
igb =
√
2Ig cos (ωt− 2pi/3), (3b)
igc =
√
2Ig cos (ωt+ 2pi/3), (3c)
and the zero-sequence current as:
i0 =
√
2I0 cos (ωt+ θ∆). (4)
When the power generation becomes unbalanced, the active
power delivered by each phase should be equal to its generated
PV power:
VgIg/
√
3 + VgI
0 cos (pi/6− θ∆) = λabPnom/3, (5a)
VgIg/
√
3 + VgI
0 cos (3pi/2− θ∆) = λbcPnom/3, (5b)
VgIg/
√
3 + VgI
0 cos (5pi/6− θ∆) = λcaPnom/3. (5c)
TABLE I
ZERO-SEQUENCE CURRENT VECTOR SECTOR
Power Generation Ratios Sector
λbc < λca < λab (I)
λbc < λab < λca (II)
λab < λbc < λca (III)
λab < λca < λbc (IV)
λca < λab < λbc (V)
λca < λbc < λab (VI)
By simultaneously solving (5), the zero-sequence current re-
quired to balance the phase-leg power levels can be calculated
as:
I0 =
√
2Γ∆Pnom
9Vg
, (6a)
θ∆ =

pi/6 + sin−1
(√
6 (λca − λbc)
2Γ∆
)
Sectors (I), (VI)
5pi/6 + sin−1
(√
6 (λbc − λab)
2Γ∆
)
Sectors (II), (III)
3pi/2 + sin−1
(√
6 (λab − λca)
2Γ∆
)
Sectors (IV), (V)
,
(6b)
where Γ∆ =
√
(λab − λbc)2 + (λbc − λca)2 + (λca − λab)2.
(6c)
The location of the zero-sequence vector depends on the
relation between the three-phase power generation ratios which
creates six sectors in the phasor diagram. These sectors are
defined in Table I and illustrated in Fig. 2b, which also shows
an imbalance case with the zero-sequence vector in Sector I.
The phasor diagram is divided into six sectors according
to the relationship between the three-phase power generation
ratios, as in Fig. 2b and Table I.
For the star connection, the resultant converter output volt-
age of each phase consists of i) the grid voltage, ii) the
inductor voltage, and iii) the zero-sequence voltage. When the
inter-phase power imbalance becomes severe, the amplitude
of the zero-sequence voltage becomes larger. The converter
may reach saturation and grid currents would then become
unbalanced and distorted. Therefore, voltage overrating is
required by connecting more H-bridges in series to increase
the available dc voltage.
However, the scenario in the delta connection is different.
The phase-leg current consists of a positive-sequence current
and a zero-sequence current. When the inter-phase power
imbalance becomes severe, the amplitude of the zero-sequence
current is expected to increase. However, the positive-sequence
current decreases during this condition, owing to the drop
in overall power. The necessary semiconductor overrating
to tolerate all possible power imbalance cases is, therefore,
reduced [22]. In addition, a temporary over-current (< 5 s),
during severe imbalance, can usually be tolerated in industrial
converters, whereas any over-voltage is likely to destroy the
semiconductors immediately.
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Fig. 3. Controller implementation, (a) Inter-bridge power balance loop
with fundamental frequency components and, (b) inter-bridge power
balance loop with power flow direction detection.
III. CONTROL IMPLEMENTATION
The operation of CHB converters in PV applications require
controllers in order to address both the inter-bridge and the
inter-phase imbalance. The controller implementation used in
the rest of the paper is described in this section.
A. Inter-bridge power balance loop
The inter-bridge power balance loop (phase ab) is shown
in Fig. 3 [12]–[16], [18]. The loop is formed based on the
assumption that power always flows from the converter to the
grid (defined as positive power flow). Therefore, the bridge
with its dc-side capacitor voltage higher than the average
synthesizes a larger share (> 1/N) of the phase output voltage
to increase the output power, and vice versa [12]–[18], [28].
Furthermore, when the phase-leg current is low, the inter-
bridge power balance loop has poor dynamic performance,
because the amount of power exchange is limited by the
current magnitude. Therefore, an additional third harmonic
zero-sequence current i0(3ω) is injected to increase the cur-
rent magnitude. The control method used to inject the third
harmonic current is described in the next section.
B. Inter-phase power balance loop
An inter-phase power balance loop generates a fundamental
frequency zero-sequence current, which helps maintain three-
phase balanced line currents, even with unbalanced three-
phase power generation [14]–[18]. The fundamental frequency
zero-sequence current reference i0∗(ω) (Fig. 4a) is calculated
according to power generation levels in the three phases as in
(6). A proportional resonant (PR) controller with the resonant
gain tuned at ω generates a zero-sequence voltage v0 to track
the reference i0∗(ω). The zero-sequence voltage v0 is then
added to the positive-sequence component v+ab, v
+
bc, v
+
ca to
obtain the final converter output voltage references. Please
Eq. (4)
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Fig. 4. Controller implementation, (a) Inter-phase power balance loop
with two resonant gains tuned at ω and 3ω, (c) Active power reference
generation.
note the zero-sequence voltage in the delta connection is much
smaller than that in the star connection [14], [15] because
in the delta connection the zero-sequence voltage is only
responsible for creating zero-sequence current, rather than
driving the inter-phase power exchange.
An additional third harmonic current reference i0∗(3ω) is
added to the fundamental frequency zero-sequence current
reference in Fig. 4a. It does not affect the inter-phase power
balance loop, but improves the dynamic performance of inter-
bridge power balance loops as mentioned in the previous
subsection. An additional resonant gain tuned at 3ω is required
to track i0∗(3ω).
Finally, the decoupled dq control regulates the positive-
sequence component of the phase-leg currents, assuming equal
amounts of power are generated by the three phases. The
active power reference (Fig. 4b) of each bridge is calculated
by comparing the measured dc-side capacitor voltage vdc(ij)
(i ∈ {ab, bc, ca}; j ∈ {1, 2, ..., N}) to its command v∗dc. The
phase power reference can then be obtained by adding the
bridge power references in the phase leg, and the overall power
reference by adding the three phase power references.
IV. COMPARISON BETWEEN STAR AND DELTA
CONNECTIONS
To deal with inter-phase power imbalance, additional zero-
sequence voltage (Y) or current (∆) must be injected, both
of which are expected to increase as the inter-phase power
imbalance becomes more severe. As a result, the converter
needs to be overrated in terms of voltage or current. This sec-
tion analytically derives both the required voltage and current
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overrating for the star and delta connections, considering a
generalized unbalanced case with non-zero connection induc-
tance. Although the extreme power imbalance associated with
worst scenarios in terms of voltage or current overrating may
rarely happen in practice, this section calculates the converter
rating required to tolerate all possible power imbalance cases.
A. Voltage Overrating (∆)
The required voltage overrating can be calculated by devel-
oping an analytical function of the overrating as a function
of the power imbalance and identifying the worst case power
imbalance. The per-unit value of the filtering inductor Lf in
the delta connection is defined as:
Lf(p.u.),∆ =
ωLfPnom
3V 2g
. (7)
The required voltage rating during balanced operation
(Fig. 2b):
V ∆nom =
√
2
√
V 2g + V
2
L,∆. (8)
where VL,∆ = Lf(p.u.),∆Vg .
Again, the case when the zero-sequence current vector I0
is located in Sector I (λab ≥ λca ≥ λbc) (Fig. 2b) is analyzed.
The required voltage rating with the injected zero-sequence
current can be derived as:
V ∆ =
√
2
[(
Vg + ωLfI
0 sin
(
θ∆ +
pi
6
))2
(9)
+
(
λa + λb + λc
3
VL,∆ − ωLfI0 cos
(
θ∆ +
pi
6
))2 ]1/2
,
(10)
with I0 and θ∆ of (6).
The required voltage overrating is a function of the power
generation ratios
V ∆ =
√
2
√
G (λab, λbc, λca), (11)
where
G =
(
Vg +
3Lf(p.u.),∆V
2
g I
0 sin
(
θ∆ +
pi
6
)
Pnom
)2
+
(
3Lf(p.u.),∆V
2
g
Pnom
(
Ig/
√
3− I0 cos
(
θ∆ +
pi
6
)))2
.
(12)
The partial derivatives of G with respect to λab, λbc and
λca are then:
∂G
∂λab
=
2V 2g Lf(p.u.),∆
3
(√
3 + Lf(p.u.),∆ (λab − λbc)
)
> 0,
(13)
∂G
∂λbc
= −2V
2
g Lf(p.u.),∆
3
(√
3 + Lf(p.u.),∆ (λab − λbc)
)
< 0,
(14)
∂G
∂λca
= 2V 2g L
2
f(p.u.),∆λca ≥ 0. (15)
Therefore, G (λab, λbc, λca) reaches the maximum value at
λab = 1, λbc = 0, λca = 1. The maximum required device
voltage rating
V ∆max
V ∆nom
=
√√√√√3 + 2
√
3Lf(p.u.),∆ + 4L
2
f(p.u.),∆
3
(
1 + L2f(p.u.),∆
) . (16)
The worst cases are (λab, λbc, λca) = (1, 1, 0) , (1, 0, 1)
and (0, 1, 1), which corresponds to two phases generating full
power while the remaining phase producing zero power.
B. Current overrating (∆)
Similarly to the previous calculation, the worst case imbal-
ance for the current overrating can be calculated. The required
current rating during balanced operation is:
I∆nom =
√
2Pnom
3Vg
. (17)
Again, the case when the zero-sequence current vector I0
is located in Sector I (λab ≥ λca ≥ λbc) (Fig. 2b) is analyzed.
The required current rating with the injected zero-sequence
current can be derived as:
I∆ =
√
2
[(
Ig√
3
+ I0 cos
(
θ∆ − pi
6
))2
(18)
+
(
I0 sin
(
θ∆ − pi
6
))2 ]1/2
, (19)
with I0 and θ∆ of (6).
The required current overrating is a function of the power
generation ratios
I∆ =
√
2
√
H (λab, λbc, λca), (20)
where
H =
(
Ig/
√
3 + I0 cos (θ∆ − pi/6)
)2
+
(
I0 sin (θ∆ − pi/6)
)2
.
(21)
The partial derivatives of H with respect to λab, λbc and
λca
∂H
∂λab
=
2P 2nom
9V 2g
λab ≥ 0, (22)
∂H
∂λbc
=
2P 2nom
27V 2g
(λbc − λca) ≤ 0, (23)
∂H
∂λca
=
2P 2nom
27V 2g
(λca − λbc) ≥ 0. (24)
Therefore, H (λab, λbc, λca) reaches the maximum value at
λab = 1, λbc = 0 and λca = 1. The maximum required device
current rating
I∆max
I∆nom
=
2
√
6Pnom
9Vg√
2Pnom
3Vg
=
2
√
3
3
≈ 1.155. (25)
The worst cases are (λab, λbc, λca) = (1, 1, 0) , (1, 0, 1) and
(0, 1, 1), which again correspond to two phases generating full
power while the third phase produces zero power.
0278-0046 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2016.2645885, IEEE
Transactions on Industrial Electronics
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
C. Voltage overrating (Y)
A similar analysis can be developed for the star-connected
CHB converter, assuming operation in Sector I. The per-unit
value of the filtering inductor Lf is:
Lf(p.u.),Y =
ωLfPnom
V 2g
. (26)
and the required voltage rating per-phase during balanced
operation:
V Ynom =
√
2
√(
Vg/
√
3
)2
+ V 2L,Y , (27)
where VL,Y = Lf(p.u.),Y Vg/
√
3.
The required voltage rating per phase with the injected zero-
sequence voltage is given by:
V Y =
√
2
[(
Vg/
√
3 + V 0 cos θY
)2
(28)
+
(
V 0 sin θY +
λa + λb + λc
3
VL,Y
)2 ]1/2
, (29)
The required voltage overrating is a function of the power
generation ratios:
VY =
√
2
√
F (λa, λb, λc), (30)
In practical application, the per-unit inductance value should
be quite small
(
0 < Lf(p.u.),Y ≤ 0.1
)
and it can be shown that
F (λa, λb, λc) reaches its maximum value at λa = 1, λb = 0,
λc = 0. The required overrating of the star-connected CHB
converter is given by substituting these values into (28):
V Ymax
V Ynom
=
1
3
√√√√81 + L2f(p.u.),Y
1 + L2f(p.u.),Y
. (31)
Similar analysis can be repeated in the remaining sectors.
The worst cases are (λa, λb, λc) = (1, 0, 0) , (0, 1, 0) and
(0, 0, 1), which corresponds to one phase generating full power
while the remaining two phases producing zero power.
D. Current overrating (Y)
When the inter-phase power imbalance occurs in the star
connection, the current is always less than the nominal,
because of the drop in overall power. As a result, current
overrating is not necessary in the star-connected CHB.
E. Comparison & Discussion
A comparison between the power balancing capabilities
of the two converters can be made based on the overrating
considerations and considering that the two designs would
share the same i) grid voltage Vg , ii) nominal power rating
Pnom, iii dc-side capacitor voltages vdc, iv) semiconductor
requirements and v) harmonic performance.
Two metrics that assess the converter power balance capa-
bilities are the Power Balance Space (PBS) and the Power
Balance Factor (PBF) [33]. The power generation of each
phase fluctuates with changing solar irradiance and/or ambient
temperature of the solar panels connected to that phase. Based
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Fig. 5. Power Balance Spaces of the designed (a) delta (b) star-
connected CHB converters.
on the definition of power generation ratios, these can only
vary between zero and one for the delta or the star configura-
tion so that 0 ≤ λab, λbc, λca ≤ 1 (∆) or 0 ≤ λa, λb, λc ≤ 1
(Y ) all possible power imbalance cases fall within a unity cube
(1× 1× 1).
Each power imbalance case can be represented by a unique
operation point (λ′ab, λ
′
bc, λ
′
ca) or (λ
′
a, λ
′
b, λ
′
c) inside the cube.
If the maximum converter output voltage is lower than the total
available dc-side voltage of one phase-leg then three-phase
balanced grid currents can be generated without saturation, and
this operation point can be rebalanced using the given method.
PBS is defined as the three-dimensional space that includes all
operation points (λa, λb, λc) (Y ) or (λab, λbc, λca) (∆) that
can be tolerated by the converter. PBF, defined as the volume
of PBS, indicates the converter power balance capability [14],
[15]. A larger PBF indicates more operation points can be
rebalanced.
PBF =
1∫
0
1∫
0
1∫
0
F (λa, λb, λc) dλa dλb dλc, (32)
where
F (λa, λb, λc) =
{
1, max {va, vb, vc} (λa, λb, λc) ≤ Nvdc
0, max {va, vb, vc} (λa, λb, λc) > Nvdc
.
(33)
The PBS of two designed star and delta-connected convert-
ers of Table II is shown in Fig. 5 with the corresponding PBF.
The PBS of the delta-connected converter, based on the as-
sumptions of the comparison (Fig. 5a), features a much larger
volume than that of the star-connected counterpart (Fig. 5b),
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being able to generate three-phase balanced line currents for
92.32% of all possible power imbalance cases compared to the
only 4.29% of all cases for the star-connected CHB. Therefore,
in terms of ability to cope with inter-phase power unbalance
(and given an equal installed switching power), the delta-
connected CHB converter is far superior to that of its star-
connected counterpart.
V. EXPERIMENTAL VERIFICATION
Experimental results obtained from a 430 V, 10 kW, three-
phase, seven-level, delta-connected CHB converter prototype
are provided to demonstrate the operation and power balance
capabilities of the delta-connected CHB converter in PV
applications.
The schematic diagram and experimental setup of the seven-
level experimental prototype, including the 5 kVA TerraSAS
programmable PV simulators and APS PP75B060 H-bridge
modules is shown in Fig. 6 while the parameters of the
experiment are given in Table II. The delta-connected CHB
converter is connected to a 430 V grid via a 1:1 transformer for
isolation purposes during the experiment. The control, inter-
phase and inter-bridge power balance functions of the con-
verter are implemented in a dSPACE DS1006 platform while
the modulation, based on the conventional Phase Shift Pulse
Width Modulation (PS-PWM) [34] with a carrier frequency of
1500 Hz, is implemented in Xilinx FPGA modules operating
at 100 MHz.
TABLE II
EXPERIMENTAL PROTOTYPE PARAMETERS
Parameters Values
Grid Voltage, Vg 430 V
Three-phase Nominal Power, Pnom 10 kW
Filtering Inductance per phase, Lf 10 mH (0.06 p.u.)
MPP of PV Simulators 239.4 V, 4.645 A
dc-side Capacitor Voltage, vdc 239.4 V
Carrier Frequency, fs 1500 Hz
With three bridges in the phase leg, the converter output
voltages feature seven-level waveforms with an equivalent
switching frequency of 9 kHz. In practical applications with a
higher number of bridges per phase, a lower carrier frequency
can be used to achieve similar harmonic performance. A limi-
tation of the experimental implementation is that the converter
can only track the MPP under nominal conditions, because vdc
is kept constant during the operation and dc-dc converters are
not included in the setup. When the irradiance changes, the
converter cannot track the MPP of the new condition, because
vdc remains constant. However, this does not affect the results
and conclusions from the experiment as there still exists an
unbalanced power generation between the three phases of the
converter i.e. it is only the magnitude of that imbalance which
is slightly different.
A. Balanced operation (λab = λbc = λca = 1)
Under steady-state and balanced operation, all nine PV
simulators are subject to the same nominal conditions of
1000 W/m2 irradiance assuming temperature of 25◦C. The
three-phase converter output voltages and phase-leg currents
are depicted in Fig. 7(a), both of which are balanced and
symmetrical, as the power generation levels from the PV side
is equal in the three phases. The three-phase line currents are
also balanced and symmetrical with an average rms value of
12.4 A. The zero-sequence current to deal with the power
imbalance is almost zero (Fig. 7(b)).
B. Mild inter-phase power imbalance
(λab ≈ 0.5, λbc = λca = 1)
The solar irradiance of the three PV simulators in phase
ab is decreased from 1000 W/m2 to 500 W/m2 to emulate a
mild case of power imbalance between the power generation
of the three-phases. Due to the lack of dc-dc conversion
stages, the actual power generation level is approximately
50% of its nominal value. Fig. 8(a) shows the three-phase
converter output voltages and phase-leg currents under mild
inter-phase power imbalance. The phase-leg currents are no
longer symmetrical since phase ab generates less power than
the other two phases. However, the three-phase line currents
injected to the grid (Fig. 8(b)) still feature symmetrical and
balanced sinusoidal waveforms with an average rms value
of 10.3 A, demonstrating the balancing capabilities and high
harmonic performance of the delta-connected CHB converter.
The zero-sequence current, which only flows within the delta
0278-0046 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2016.2645885, IEEE
Transactions on Industrial Electronics
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
(a)
(b)
Fig. 7. Balanced operation: (a) three-phase converter output voltages
and phase-leg currents. CH1: voltage of phase ab vab, CH2: current of
phase ab iba, CH3: voltage of phase bc vbc, CH4: current of phase bc icb,
CH5: voltage of phase ca vca, CH6: current of phase ca iac. CH1, CH3,
CH5: 500 V/div; CH2, CH4, CH6: 10 A/div. (b) line currents and zero-
sequence current. M1: line current of phase a iga, M2: line current of
phase b igb, M3: line current of phase c igc, M4: zero-sequence current
i0. M1, M2, M3, M4: 10 A/div. Timescale: 5 ms/div.
to cope with the unequal power generation levels, is also
shown in Fig. 8(b).
C. Worst-case inter-phase power imbalance
(λab = 0, λbc = λca = 1)
The solar irradiance of the three PV simulators in phase ab
is further decreased to 0, which means a small amount of active
power needs to be delivered into phase ab to maintain the
capacitor voltage levels, because of the losses. This is the worst
inter-phase power imbalance cases derived in Section IV. As
illustrated in Fig. 9(a), under this extreme power imbalance
case, the three-phase line currents still exhibit symmetrical
waveforms with an average rms value of 8.2 A.The injected
zero-sequence current, including both the fundamental and
third harmonic components, is also demonstrated in Fig. 9(b).
It would not be possible for the star connection to deal with
this extreme case without significantly overrating the converter
(Section IV and [16]). The superior power balance capability
of the presented delta connection is thus confirmed.
Furthermore, in the star connection, the converter output
voltage of the phase with low power generation is expected to
exhibit lower number of voltage levels, which adversely affects
(a)
(b)
Fig. 8. Mild inter-phase power imbalance:(a) three-phase converter
output voltages and phase-leg currents. CH1: voltage of phase ab vab,
CH2: current of phase ab iba, CH3: voltage of phase bc vbc, CH4: current
of phase bc icb, CH5: voltage of phase ca vca, CH6: current of phase
ca iac. CH1, CH3, CH5: 500 V/div; CH2, CH4, CH6: 10 A/div. (b) line
currents and zero-sequence current. M1: line current of phase a iga,
M2: line current of phase b igb, M3: line current of phase c igc, M4: zero-
sequence current i0. M1, M2, M3, M4: 10 A/div. Timescale: 5 ms/div.
the harmonic performance [16]. However, this issue does not
appear in the delta-connected CHB converter. As illustrated
in Fig. 9(a), the converter output voltage of the phase with
zero power generation still features a seven-level waveform,
because with the delta connection, a zero-sequence current
i0 is injected to ensure the power balance between the three
phases instead of a zero-sequence voltage.
VI. CONCLUSION
The delta-connected CHB converter provides an alternative
configuration for large-scale PV applications. A major differ-
ence between the two configurations is that the delta-connected
topology offers superior power balancing capabilities in order
to address unbalanced power generation amongst the three
phases without requiring significant voltage or current over-
rating. In this paper, the capability has been demonstrated
both analytically in terms of worst-case power imbalances
and practically by comparing the Power Balance Space of the
two configurations. Experimental results demonstrate both the
operation of the delta-connected cascaded H-bridge converter
in PV applications and its power balancing capabilities.
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(a)
(b)
Fig. 9. Worst-case inter-phase power imbalance: (a) three-phase con-
verter output voltages and phase-leg currents. CH1: voltage of phase ab
vab, CH2: current of phase ab iba, CH3: voltage of phase bc vbc, CH4:
current of phase bc icb, CH5: voltage of phase ca vca, CH6: current of
phase ca iac. CH1, CH3, CH5: 500 V/div; CH2, CH4, CH6: 10 A/div.
(b) line currents and zero-sequence current. M1: line current of phase
a iga, M2: line current of phase b igb, M3: line current of phase c igc,
M4: zero-sequence current i0. M1, M2, M3, M4: 10 A/div. Timescale:
5 ms/div.
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